Linear recurrent Register (LRR)

From CryptoWiki
Revision as of 17:51, 7 December 2013 by 13-04-AvezovaYE (Talk | contribs)

Jump to: navigation, search

LRR is a shift register with linear feedback ( its block diagram is shown in Figure 1) , in which the input signal is formed by adding modulo 2 the fixed multiple bits.

Image5.jpg

Output signal after some time again ( maximum length n register before repeating passes through 2n- 1 states). Values ​​of the output sequence are calculated using the formula: Image6.jpg

Where Aj.jpg - the state of the j-th bit LRR , Hj.jpg - the feedback factor .


Back